In this paper we present a new type of switched current memory cell with a three phase clock cycle. The design technique is based on differential error matching which leads to a high accuracy cell with measured errors of 200ppm over a large range of input currents. The measured conversion rate is 700 ns. which is significantly high compared to other results presented in the literature. Still higher speeds can certainly be obtained by using technology processes which allow smaller transistor dimensions.
I. INTRODUCTION Switched current (SI) technique is a sampled-data signal
processing technique that represents the signals by currents [I] . The technique was introduced at the end of the eighties by J. Hughes. One of the main basic building blocks in this design technique is the memory cell. Although the usefulness of the concept was demonstrated already in many applications, the matching and the clock feedthrough problem appeared to be very serious in SI systems. In order to achieve matching and to reduce the clock feedthrough problem, several options were proposed in the literature [2- 41. Known techniques are the adjustment of transistor sizes, the usage of dummy transistors or the usage of a replica circuit. However, the first technique reduces the maximum operating frequency, the second depends on the controllability of the phases of the employed clock and the latter cancels only signal-dependent clock feedthrough currents.
Another problem was the influence of the channel length modulation, resulting in a sensitivity of the output current for variations in the output voltage. This effect can be made neglectable by the 'regulated cascode' memory cell [5] . This technique allowed also to reduce the clock feedthrough.
In this paper, we will treat a new type of memory cell, based on the regulated cascode memory cell, with improved performances. This is achieved by a new cancellation technique, discussed in section 11. In section I11 we will discuss the design and measurements and we will end up with some conclusions in section IV.
DETAILED ANALYSIS AND DESIGN
To describe the behavior of clock feedthrough more precisely, consider the lower half part of the circuit in Fig.   1 , which is an NMOS SI regulated memory cell. We will use an NMOS sampling switch S1 and will refer to this part as cell 1. In phase $, the switch S I is closed and the input current i,, will flow through switch Sin into the cell. In the next clock phase the switch S1 is opened as well as Sin and Sout is closed, the current io,, is available at the output [9] an $1 cell is p
Simulation results gave an error of 700ppm for a sampling rate of 40M Hz. in a submicron process. But no results after measurements are presented yet. Therefore we believe that our design has the best combination of speed and accuracy so far. We reasonably may expect that much higher speeds can be achieved if submicron technology will be used.
IV. CONCLUSIONS
A new SI memory cell is proposed, based on differential error matching. The conversion rate can be up to several mega Hertz with an acceptable error. Certainly compared to the already proposed circuits in the literature, the double cell is better suited for applications in high performance and high quality SI circuits. 
